Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to establish if received bits are divisible by 5?

Status
Not open for further replies.
M

meetspraveen

Member level 2
Member level 2
Joined
Mar 2, 2007
Messages
44
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,566
hai,

see we ae receiving bits serially at each clock pulse then if i want to know if received bits are divisable by five at the next clock stopping the reception?wat are all the various ways to find?
 

Re: divisable by 5

meetspraveen said:
hai,

see we ae receiving bits serially at each clock pulse then if i want to know if received bits are divisable by five at the next clock stopping the reception?wat are all the various ways to find?
Click to expand...

Can you make your question more clear??

Recieved bits are divisible by 5 means??

Give an example and explain.
 

Re: divisable by 5

hai,

it means if we are getting 101010101......(at every clock we receiving one bit) then if we are stoping the reception at one instant and nxt clock we have to find whether received bit is divisible by 5?how to find ?
ex

input stream 1010101010111.....

if we stoping this reception at 1010101010111 then at nxt clk we have to tell i whether so far received bits are divisible by 5

advance thanks
 

Re: divisable by 5

Use the received bits to step a 5 stage cyclic counter (such as a ring counter). Do a logic test with the next pulse against the output of the counter. If the counter is set at five, then the number of bits in your input string was divisible by 5.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top