Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Questions about CMOS inverter output waveforms

Status
Not open for further replies.
N

naaj_ila

Member level 3
Member level 3
Joined
Jan 8, 2007
Messages
60
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
Bangalore,INDIA.
Activity points
1,689
in cmos inverter oputput is taken across capacitor whose values are
case1) 220pf
case2) 400pf
case3) capacitor is replaced by 300Ω resistor..
what will be the output waveforms..what will be the changes in waveform shapes in each case....(in terms of propogation delay etc)
vdd=5v gnd=0v (say)
you can say theoritically
 

Re: cmos question

The delay of the second case will be larger than the first case .For the third case, the high level won't be Vdd because the resistor load will have current passing through it and thus Vds of PMOS can never be zero .
 

    N

    naaj_ila

    Points: 2
    Helpful Answer Positive Rating
cmos question

for the 1 and 2 case.

its depends on RC delay... larger the capacitance larger the delay

so delay for second case will be more..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top