Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about the cap match accuracy in pipelined adc

Status
Not open for further replies.
D

didibabawu

Member level 5
Member level 5
Joined
Dec 21, 2005
Messages
90
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,851
We know that in pipeline ADC the cap match accuracy is very important for resolution of 10bit and below. I have done some simulation about the cap mismatch using monte carlo analysis. My result is the 10 bit needs cap mismatch lower than 0.12%. I dont know whether the result is right. Can any body give me the answer?
thx.
 

didibabawu said:
We know that in pipeline ADC the cap match accuracy is very important for resolution of 10bit and below. I have done some simulation about the cap mismatch using monte carlo analysis. My result is the 10 bit needs cap mismatch lower than 0.12%. I dont know whether the result is right. Can any body give me the answer?
thx.
Click to expand...

I think something is wrong now, but can anyone give me your answer?
 

you can check it by yourself. the mismatch caused error should be less than 1/4 LSB voltage.
 

    D

    didibabawu

    Points: 2
    Helpful Answer Positive Rating
noiseless said:
you can check it by yourself. the mismatch caused error should be less than 1/4 LSB voltage.
Click to expand...

Thank you very much. But I want to know why 1/4LSB not 1/2LSB.
 

Hi
as I know, all errors such as mismatch, settling, gain error and ...
must be less than 1 LSB.
regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top