Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The power down mode in mixed signal circuit

Status
Not open for further replies.
B

batistuta

Member level 5
Member level 5
Joined
Jun 14, 2007
Messages
94
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,288
Activity points
1,845
Hi,
everyone, in mixed signal circuit there are have power down mode. i check it out in a mixed signal circuit, the power down mode in digital circuit part power mode control the clock generator and the output of data, and in analog circuit part power mode control the DC bias circuit, does it always use in the upper mode? or others?
Thanks!
batistuta
 

Re: the power down mode

The fundmental idea of power down is to attain zero power consumption. So in digital domain we use a power down signal to make logic element stay in logic high or low ( current is zero at this time). In analog domain tie PMOS bias or NMOS bias node to power or ground can shut down the bias current path.
 

    B

    batistuta

    Points: 2
    Helpful Answer Positive Rating
Re: the power down mode

batistuta said:
Hi,
everyone, in mixed signal circuit there are have power down mode. i check it out in a mixed signal circuit, the power down mode in digital circuit part power mode control the clock generator and the output of data, and in analog circuit part power mode control the DC bias circuit, does it always use in the upper mode? or others?
Thanks!
batistuta
Click to expand...

What is upper mode??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top