Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

asynchronous FIFO problem

Status
Not open for further replies.
P

phoenixfeng

Full Member level 2
Full Member level 2
Joined
Mar 27, 2004
Messages
147
Helped
15
Reputation
30
Reaction score
6
Trophy points
1,298
Activity points
770
clifford's paper about async FIFO (#2 style) is best in solve the full&empty ,
but i find a problem: the afull & aempty are both asynchronous , then glitch cann't be avoided, but the asynchronous preset & reset are sensitive to glitch, may it cause problem?
 

do you mean you want to use the afull or aempty as asynchronous preset or reset?
 

yes, I think this is a problem in this paper, even if we use gray code,

if we compare two gray code, the glitch must will be occur.



phoenixfeng said:
clifford's paper about async FIFO (#2 style) is best in solve the full&empty ,
but i find a problem: the afull & aempty are both asynchronous , then glitch cann't be avoided, but the asynchronous preset & reset are sensitive to glitch, may it cause problem?
Click to expand...
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top