Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

help for pipeline adc problem

Status
Not open for further replies.
rainman.cn

rainman.cn

Member level 2
Member level 2
Joined
Feb 27, 2007
Messages
42
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Visit site
Activity points
1,510
can anyone show me something about
digital correction in pipeline adc or
give me a intuitional unstanding about that ?
its really puzzle me.
thx,
 

"Wrong" digital code output in pre-stage brings "wrong" reference added to multiplying DAC so as to "wrong" digital code still, but addition of two "wrong" code gives wanted correct code.
 

Thanks for replies,
what I donnt know is why the additional code can give our wanted code.
can you detail it ?
thanks very much,
 

the additional code (additional comparator) avoids the input of the next stage to be saturated (larger that |Vref| ) in presence of comparator offset. draw the characteristics for 1b and 1.5b stages!
 

    rainman.cn

    rainman.cn

    Points: 2
    Helpful Answer Positive Rating
1 The digital output is overlap each stage, then they can be added.
2 The decision line deviation each stage must less than ±1/2(1/Gi - 1/Ni)Fs that can guarantee the correction result right.
Where Gi is i-th stage gain. Ni is number of i-th stage ADC code.
Detail you can reference CMOS data converters for communication p235-239
 

    rainman.cn

    rainman.cn

    Points: 2
    Helpful Answer Positive Rating
    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top