Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
std_logic is resolved logic....while std_ulogic is unresolved.....
in case of std_ulogic...as it is unresolved ...so whenvr there r more than one driver on a signal...it cant resolve itself to a particular value...so here explicitly some resolution function is needed to be included....else errors...
however, since std_logic is a resolved logic, so no explicit resolution function is required...i.e. for eg. if there r two drivers on a single line...say one driving 1 and other Z...it'll be resolved as '1', or when they r driving '1' and '0' resp, it'll b resolved as 'X'....
u can check the resolution function used by std_logic in the ieee source file std_logic.vhd
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
