go4sandesh_vsn
Member level 4
- Joined
- Sep 22, 2006
- Messages
- 76
- Helped
- 14
- Reputation
- 28
- Reaction score
- 5
- Trophy points
- 1,288
- Location
- Pune, India
- Activity points
- 1,767
hi all...
i've observed some of the designers write their VHDL codes including UNISIM components directly...
Can anyone tell me why they do so...n how much helpful this could be n in wat sense.....
I really cudnt figure it out reason for UNISIM library inclusion other than in cases where u really need to instantiate some components like FIFOs (using template) or buffers....
n i believe Unisim lib inclusion is not required if u dont hav anything to instantiate...m i right??????
i've observed some of the designers write their VHDL codes including UNISIM components directly...
Can anyone tell me why they do so...n how much helpful this could be n in wat sense.....
I really cudnt figure it out reason for UNISIM library inclusion other than in cases where u really need to instantiate some components like FIFOs (using template) or buffers....
n i believe Unisim lib inclusion is not required if u dont hav anything to instantiate...m i right??????