Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

PMOS DIFTL INPT AND SUBSTRATE NOISE

Status
Not open for further replies.
Aravind_tucson

Aravind_tucson

Junior Member level 1
Junior Member level 1
Joined
May 24, 2006
Messages
16
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,376
It is mentioned in Razavi design of AIC book pg 663 that by using PMOS differential inputs the effect of substrate noise can be reduced? I did not understand how it could achieve this more than an NMOS input could?
 

Hi
PMOS is implemented in NWELL
So the backgates separated from substarate via lossy capacitance
 

Thank u for ur reply grig. But the noisy digital PMOS transistors would be sharing the same n-well with the analog PMOS TXRS right?. Noise could be coupled in through the common n-well?
 

Yes
But nwell has less resistance than psub and nwell tie is more effective to collect unwanted currentt
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top