Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

If setup time is met, so how hold time violation maybe occur

Status
Not open for further replies.
K

khaila

Full Member level 2
Full Member level 2
Joined
Jan 13, 2007
Messages
121
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
2,105
supposed cascaded two FFs, FF1 and FF2, thought combinational logic.
while
D1 <= X; X is the input of FF1.
D2 <= Q1 but throught comb logic.
Y <= Q2; Y is the output of FF2.
-----------------------
Relevant parameters for FF1:
Tcycle. Ts1, Th1, Tc2q1
For FF2:
Tcycle, Ts2, Th2, Tc2q2, Tp0 ; while Tp0 is the propagation time for the combinational logic.
--------------------------
Are the following equations for FF2 right???
Tcycle>Ts2+Tc2q2+Tp0
Th1<Tc2q1+Tp0

Please check me!
Supposed the upon equations are right, so how hold time violation in FF2 may occur???
You see that if Setup time is met in FF2 then Hold time is necessarily met.

Please advice me!!!
 

Re: If setup time is met, so how hold time violation maybe o

Also depends on the +/-ve Clock skew.
 

    K

    khaila

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top