Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Problem on 'change_names' command of DC,

Status
Not open for further replies.
Q

quan228228

Full Member level 4
Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
change_names

Before we write out netlist, we should change the name of objects. In names rules, i use command 'change_name -rules verilog -hier'.

could u tell me what is 'verilog ' in command'? i never define name rule as verilog.
But this command work well.

Txk!

quan228228
 

dc_shell change_names

It is asking to change the names acoording to the rules and syntax of verilog HDL language.. so that the resultant file can be diectly treated as verilog file and proceed with it.
 

    Q

    quan228228

    Points: 2
    Helpful Answer Positive Rating
change_names syntax

"verilog" is default name rules defined in DC

u can use report_name_rules to see what is the concrete content.

u can also define the name rules by yourself and change the name in the command.

drizzle
 

    Q

    quan228228

    Points: 2
    Helpful Answer Positive Rating
change_names & dc

i understand and found the default name rules file ".dc_name_rules" in synopsys install direcoty 'syn/admin/setup/'.


Thanks for your help.

quan228228
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top