What is the clock gating setup and how does it affect timing?

what is clock gating setup,& tell me some thing about clock gating,&how it effects the timing
thanku

why to place clock gating near to the flop

Hi,

Clockgating is regulating the propagation of clock into a particular block.. suppose let us thing that there is a macro in chip which doesnot have any work for a long time.. then propagating clock to that module is a mere waste of power(as clock has the highest no.of transitions from 1 to 0 and vice versa.) so we will try to stop the clock propagation to that module.. we will resume the propagation of clock when it is needed..i.e, when the block is in use..how to do that? this is what is called as the concept of clockgating.. take a two-input AND gate and fix one input to clock and other to clk enable or chip enable (Assuming clk/chip enable is triggered at logic high). then the output of the AND gate is clk only when chip/clk enable is high otherwise always logic 0. This is known as clockgating..

One disadvantage od clock gating is the moment it passes thru AND/NAND gate, it will be treated a general toggling signal and clock buffers will nomore be inserted in its path.. So it is always advisable to have a clock gate very near to the block to which you want to do clockgating so that no more buffers are required inbetween.

clockgating

Clock gating is basically done to reduce the switching power of a flop. The circuit is like a flop in which its clock input is gated using an And gate. the other input to the and gate is a control signal. you can see in the figure. I don't think this changes the timing of the chip

tlatntscax8

first of all thankyou,
and i have one more doubt,that is how to decide the setup time of the clock gate(my design has TLATNTSCAX8)& tell about the noGating rising option
thanks

Re: clockgating

now the astro treats the clock gating path as a clock path only and not a signal path......so it adds clock buffers even in this clk gating path......after setting appropriate options in timing window......this was for synopsys tool....

Re: clockgating

for the question .. "how to deside the setup time of the clock gate"

This is just like a data path analysis..

Conside the same diagram posted by srkumar81... here compare with the ordinary scenario.. the clk pin for the gate is equivalent to the clk pin of the flop in general scenario and the "cnt" pin for the gate as the D pin for the flop in the general scenario...

So same rules apply for these clock gates as well...

Re: clockgating

A detailed discussion about clockgating or otherwise called as clock on demand,
and what all to be taken care, what will be the advantages is discussed

https://www.vlsichipdesign.com/clockondemand

clockgating

clock gating circuits are technology dependant and it's not usually being implemented by simply adding an AND gate as shown in the above schematics.

Re: clockgating

detailed infor refer to SOLD docum.
the attached are portion of power user guide.

In attached file, the timing analysis for clock gatting are detailed explained.
I think this file can help u.

clockgating

thanks ,learn more

clockgating

thanks ,learn more

Re: clockgating

thanks alot friends