Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The difference between pulse- and edge-triggered flip flop

Status
Not open for further replies.
mohsin_kiet

mohsin_kiet

Junior Member level 3
Junior Member level 3
Joined
Apr 6, 2007
Messages
26
Helped
15
Reputation
30
Reaction score
2
Trophy points
1,283
Activity points
1,449
flip flop

what is the basic difference between pulse-triggered and edge-triggered flip flop???
 

Re: flip flop

Edge-triggered storage element is called F-F, and level-triggered storage element is called latch. Some puls-triggered F-F is used in dynamic logic circuits so as to save transistor counts, where the internal state of the F-F is changed during the time interval of the pulse width.
 

    mohsin_kiet

    mohsin_kiet

    Points: 2
    Helpful Answer Positive Rating
flip flop

oohh bahi yeh ultae sedhae answer nhi pocha karo

Added after 2 minutes:

Edge-triggered storage element is called F-F, and level-triggered storage element is called latch
 

flip flop

in Edge triggered the state can change only in transition i.e. when voltage is going from high to low or low to high.
It depends which edge triggered f/f you have -ve edge triggered or +ve edge triggered.
 

    mohsin_kiet

    mohsin_kiet

    Points: 2
    Helpful Answer Positive Rating
flip flop

BOTH STORAGE ELEMENT
edge-triggered F-F
level-triggered latch
 

    mohsin_kiet

    mohsin_kiet

    Points: 2
    Helpful Answer Positive Rating
Re: flip flop

to avoid the race around condition in level sensitive latches we use edge sensitive flipflops
 

    mohsin_kiet

    mohsin_kiet

    Points: 2
    Helpful Answer Positive Rating
Re: flip flop

Hi..,

A pulse can be generated by moving a swtch from Low to High then back to Low. So the pulse-triggered FF needs a complete pulse Low -High - Low. and edge triggered can be divided into two:
Positive edge triggered ---> Low to High transition.
Negative edge triggered ---> High to Low transition.
 

    mohsin_kiet

    mohsin_kiet

    Points: 2
    Helpful Answer Positive Rating
Re: flip flop

Can you please tell me what is difference between master slave flip flop and edge triggered flip-flop? I mean if master slave ff is pulse triggered then how to make edge triggered ff?
 

Re: flip flop

a master slave flip flop was develpd in order to solve the problem of logic race ocurring normally in edge triggered JK FFs..in a Master Slave ff a known time delay(equal to the width of one clock pulse) is introduced between the time that the ff responds to a clock pulse nd the time the response appears on the o/p..

Making a master Slave ff an edge triggerd ff would defeat its entire purpose..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top