airboss
Member level 3
Hi,
i've seen this block diagram for pipelined adc in many places but i'm really confused. please help me to understand this. we know this will be implemented by S/H capacitor circuit.
1)we see a 2X here. i guess this is because of capacitor charging transferring from sample phase to holding phase. is this correct?
2)many books mention that Vout = 2Vin-Vref. however, from the diagram i uploaded, it seems to me Vout=2*(Vin-Vref). what is my mistake? i know subtraction of output from DAC is done in holding phase. or should Vout=2*(2Vin-Vref)?
thank you!!
i've seen this block diagram for pipelined adc in many places but i'm really confused. please help me to understand this. we know this will be implemented by S/H capacitor circuit.
1)we see a 2X here. i guess this is because of capacitor charging transferring from sample phase to holding phase. is this correct?
2)many books mention that Vout = 2Vin-Vref. however, from the diagram i uploaded, it seems to me Vout=2*(Vin-Vref). what is my mistake? i know subtraction of output from DAC is done in holding phase. or should Vout=2*(2Vin-Vref)?
thank you!!