Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to select cell in clock generation file?

Status
Not open for further replies.
Q

quan228228

Full Member level 4
Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Activity points
2,571
Hi,

Now i design a clock divider. I know how to write verilog code to simulation,
But for tapout, we often write clock divider using gate cell.
My question is how to select gate cells? Is there any criteria?


Thanks!

/David
 

Hi David,

In the clock path broadly two things need to be taken care

1. duty cycle -> if in generated clock domain you want to preserve duty cycle(50 %) chosen cells in the clock paths must have same rise time and fall time. All the vendors provide such cell in their library( e.g. TSMC -> CKAND*)
2. After clock balancing in post layout there should not be glitch in the circuit due to delay mismatch .
I mean when you switch on the generated clock or your clock is running it's pulse width has to be maintained. Also make sure there is not anyglitch. To help balancing in backend you need to design a in FSM based clock divider( Search in Google/digital design books.)
I hope this will help :D
 

    Q

    quan228228

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top