Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

power on reset (POR) design on chip

Status
Not open for further replies.
K

konkon

Newbie level 4
Newbie level 4
Joined
Jun 28, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
i design a POR with bandgap+resistor divider+comparator+delay .as the output of the bandgap is nearly 0 when the VDD is low,so there will be a pulse of reset which is not need.
can anyone help me? or send me some ieee papers on the power on reset to me?
my e-mail:tomsoya922@yahoo.com.cn
thanks in advance!
 

Does your circuit work like this? When the VDD begin to get higher and higher, bandgap work normally, after that, por start to work, then the chip begin to work.
If your chip work like this, you can use your own idea.
 
  • Like
Reactions: icdragon

    V

    Points: 2
    Helpful Answer Positive Rating
    I

    icdragon

    Points: 2
    Helpful Answer Positive Rating
u need a extra "rough" por (as compared to ur "bandgap por" which is accurate por) ckt which will function whenever bandgap is not working. and the final POR signal is the combination of (rough por)*(accurate por)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top