Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate the jitter of an inverter chain in cadence

Status
Not open for further replies.
R

rf_ray

Junior Member level 2
Junior Member level 2
Joined
Aug 1, 2004
Messages
23
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
169
how to simulate jitter in cadence

Transient simulation won't include the noise introduced. Is there anyway we can include effect of jitter when conducting transient simulation in Cadence?
 

approximate jitter from an inverter

you can use Vsffm in analogLib to model the jitter

for further information, refer to J. Baker's book - CMOS: Mixed-Signal Circuit Design 31.1.2
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top