Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Fast EDA software for PLL full chip level simulation

Status
Not open for further replies.
C

crazy_analog

Newbie level 6
Newbie level 6
Joined
Mar 7, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,352
Any idea about PLL full chip level simulation?
It takes very long time to lock but i need to run simulation until PLL lock.
Do you know any fastest eda software?
 

Re: PLL simulation

Dear crazy_analog :

You can use eldo to simulate.

mpig
 
Re: PLL simulation

The solution is to write behavioral models for the non-critical blocks, to decrease the simulation time
 

Re: PLL simulation

yeah ,
u can use a beavioral models for the divider to speed up the simulation , i have seen the ADMS simulator of mentor , reduce the time of the PLL simulation very mch by using verilog model of the divider

khouly
 

PLL simulation

Yes, use RTL to replace divider in models then u can simulate much faster. Honestly, I would say 3 days is almost enough for a typical PLL to lock
 

PLL simulation

using ultrasim or nanosim, it much faster
 

PLL simulation

If PFD and charge pump can opreate reliably at 100 times Fref. Change reference frequency to 100 times and scaling feedback divider ratio and filter capacitor to 1/100.
 

PLL simulation

Use HSIM. Define all digital circuits as digital and define analog circuits such as loop filter as analog, then it will be at least 100 times faster than spice simulation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top