nikremt
Newbie level 5
I want to use dummy gates for better MOS transistor matching, however, I am using the SCMOS_SUB3ME rules from MOSIS. Whenever I layout a dummy gate as suggested in "The Art of Analog Layout" by Alan Hastings, I get DRC errors. I violate rules 3.3 and 3.4 (**broken link removed**)
Has anyone out there delt with this before? I believe that somebody has bound to run into this problem before using the rules from MOSIS. Does anybody know any kind of solution for this? Do I have to disable the DRC in the dummy gate region? I really don't want to have to disable it.
Also, one more question... To be a dummy gate, does the Poly need to overlap that active region?
Thanks in Advance,
Tim
Has anyone out there delt with this before? I believe that somebody has bound to run into this problem before using the rules from MOSIS. Does anybody know any kind of solution for this? Do I have to disable the DRC in the dummy gate region? I really don't want to have to disable it.
Also, one more question... To be a dummy gate, does the Poly need to overlap that active region?
Thanks in Advance,
Tim