Navya
Member level 5
spartan 3 family configuration datasheet
Hi All,
I have read from spartan and platform flash data sheet that ,"in master serial mode, FPGA automatically loads the configuration bitstream in bit serial from external memory synchronized by the configuration clock(CCLK) generated by the FPGA"
I want to know if there is any specific program inside the PROM or FPGA to identify the clk and give corresponding data to FPGA. How is it happening automatically?
Is master serial mode or master parallel mode faster in case of Spartan 3 series?
Please reply urgently,
Thanks
Hi All,
I have read from spartan and platform flash data sheet that ,"in master serial mode, FPGA automatically loads the configuration bitstream in bit serial from external memory synchronized by the configuration clock(CCLK) generated by the FPGA"
I want to know if there is any specific program inside the PROM or FPGA to identify the clk and give corresponding data to FPGA. How is it happening automatically?
Is master serial mode or master parallel mode faster in case of Spartan 3 series?
Please reply urgently,
Thanks