jeniffer
Junior Member level 1
hi all:
for pipeline ADC ,1LSB total voltage error (refered back to ADC input ) is enough for monotonicity . to reliably guarantee monotonicity ,1/2LSB is specified ,this also means each individual stage should be designed to have a total voltage error less than 1/4 LSB of the effetive resolution of the remaining stages. how can i get the second meaning ? thanks !
related paper :
for pipeline ADC ,1LSB total voltage error (refered back to ADC input ) is enough for monotonicity . to reliably guarantee monotonicity ,1/2LSB is specified ,this also means each individual stage should be designed to have a total voltage error less than 1/4 LSB of the effetive resolution of the remaining stages. how can i get the second meaning ? thanks !
related paper :