Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
An HDL is simply hardware descriptive language such as VHDL , Verilog etc. Now these languages supports constructs which are synthesizable as well as non synthesizable.
Any HDL code , written in any model(behavirola, structural etc.) becomes an RTL in official terms only when it is is synthesizable. If an HDL code contains constructs such as (wait) which are not synthesizable then that code cannot be stated as RTL as we cannot generate hardware from that code.
rtl means register transfer logic
hdl means hardware discription language
basicallly rtl is the representation of a hardware in higher level of abstraction in text format interms of high level language llike if else statemant etc.
the hdl is one of the way to write rtl code
that means the hdl is a language to represent the hardware in rtl.
Behavioral synthesis allows the translation and optimization of a behavioral description, or a high-level model, into an RTL implementation.
RTL: register transfer level
it's when ur design is in the form of registers that are scheduled, allocated and connected according to certain optimization algorithms and available resources
in other words "synthesizable" and can be realized on hardware
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
