adilsaleem
Newbie level 4
Can somebody please figure out what can possibly be wrong with code ?
I compile and synthesize it in Xilinx 6.1 for Spartan 3 kit, after synthesis it shows all the I/Os in the RTL schematic. But when i try to map it on the FPGA using .ucf file it does not recognize inputs and give error
I compile and synthesize it in Xilinx 6.1 for Spartan 3 kit, after synthesis it shows all the I/Os in the RTL schematic. But when i try to map it on the FPGA using .ucf file it does not recognize inputs and give error