Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Please recommend some papers about level shifter.

Status
Not open for further replies.
Which level are you going to shift? 3V-to-5V or much higher?
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
Yeah.
1.5v-to-3.3v or much higher,
also will be suitable for high frequency.

ycj said:
Which level are you going to shift? 3V-to-5V or much higher?
Click to expand...
 

holddreams said:
Yeah.
1.5v-to-3.3v or much higher,
also will be suitable for high frequency.
Click to expand...
The following is the most often used schematic:
70_1164075336.gif


Radu Secareanu et al proposed "A Universal CMOS Voltage Interface Circuit"
K. Joe Hass & David F. Cox proposed "Level shifting interfaces for low voltage logic"
Volkan Kursun et al proposed "CMOS Voltage Interface Circuit for Low Power Systems"

Another area on level shifter involves in high voltage, says, 5V-to-100V.
 

    H

    holddreams

    Points: 2
    Helpful Answer Positive Rating
Thanks.

Do you know how to reduce the glitch of the level shifter?
I ran simulation and found that the output waveform had about 50mv glitch when changing from high to low.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top