Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It probably saved some silicon in the FIFO's pipeline, or improved speed.
Words from the Virtex-5 User Guide:
Reset
Reset is an asynchronous signal for multi-rate FIFO, and synchronous for synchronous FIFO. Reset must be asserted for three cycles to reset all read and write address counters and initialize flags after power up. Reset does not clear the memory, nor does it clear the output register. When reset is asserted High, EMPTY and ALMOST_EMPTY will be set to 1, FULL and ALMOST_FULL will be reset to 0. The reset signal must be High for at least three read clock and write clock cycles to ensure all internal states are reset to the correct values. During RESET, RDEN and WREN must be held Low.
Most pipelined systems are awkward to reset synchronously, requiring extra combinatorial logic. It is wasteful to include logic that is rarely used (such as only after power-up). The extra logic consumes silicon and may decrease maximum clock rate. Xilinx designers probably found a way to simplify the reset logic by allowing a longer reset pulse to propagate slowly through the FIFO pipeline.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.