Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Formal Logic Equivalent Check (LEC)

Status
Not open for further replies.
D

davyzhu

Advanced Member level 1
Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
logical equivalence check

Hi all,

When do Formal Equivalent Check (RTL and Gate Level) , I remember that the tool compare the comb logic between D-FF .

But when synthesis use re-timing and gated clock, can LEC tool compare
RTL and Gate?

And is gated clock one form of re-timing?

I am reading a paper from SNUG about gated clock (How to successfully
use gated clock...) but I cannot understand the waveform...

Best regards,
Davy
 

logic equivalence check

davyzhu said:
Hi all,

And is gated clock one form of re-timing?

I am reading a paper from SNUG about gated clock (How to successfully
use gated clock...) but I cannot understand the waveform...

Best regards,
Davy
Click to expand...

Gated clock is not a form of re-timing, it is used for saving power.

Can you show your waveform, and explain detailedly.
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
synopsys lec

in lec
set flatten model -gated_clock
will solve the problem
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
formal equivalency check

synopsys dc
formality
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
logic equivalent

hi all,

if u r using the synopsys DC and formality.the DC will give the SVF file as output while doing the synthesis.which will give the gudence to the formality.so that the logical equvalency for the rtl vs netlist will pass.


regards,
rameshs
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
logic equivilant to exclusive -or gate

HOw about design with ICG cells ?? like ICG cells from artisan ... ??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top