Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess you can also say that well taps are placed in order to ensure the substrate/well is kept at vdd/gnd potential or very close to it. Switching circuits dump current into well/substrate and if there is a high resistance between substra/well and the vdd/gnd grids the substrate can be at different potential than vdd/gnd (this cause potential latchup and all sorts of other effects). More taps reduces the resistance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
