Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How can I call the sdf file in nclaunch to do the simulation

Status
Not open for further replies.
siva_7517

siva_7517

Full Member level 2
Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
sdf back annotation

Hi,

I need to do a back annotation for my design in gate level simulation by using cadence simvision (nclaunch). How can i call the sdf file in nclaunch to do the simulation in my design. As far in i knw , we have to do a command call $sdf_annotate in the design. Can anyone give me an example on this?

Thnx

Siva
 

Re: sdf back annotation

The following is a example.

initial begin
$sdf_annotate("./cm33.sdf", tb_cm33.cm33, , , "MAXIMUM");
end

"./cm33.sdf" the path for sdf file.

tb_cm33.cm33: design instance

"MAXIMUM": operating condition.


best regards









siva_7517 said:
Hi,

I need to do a back annotation for my design in gate level simulation by using cadence simvision (nclaunch). How can i call the sdf file in nclaunch to do the simulation in my design. As far in i knw , we have to do a command call $sdf_annotate in the design. Can anyone give me an example on this?

Thnx

Siva
Click to expand...
 

    siva_7517

    siva_7517

    Points: 2
    Helpful Answer Positive Rating
sdf back annotation

"sdf_annotate" this is a verilog command, you refer to the verilog standards (IEEE 1364-2001 or 2005)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top