Which language is easier and better, Verilog or VHDL?

deh_fuhrer · Aug 29, 2006

Which one is easier and better to learn.

wangthinker · Aug 29, 2006

verilog vs vhdl best language

deh_fuhrer said:
Which one is easier and better to learn.

if you have learned c, i think verilog is easy,
but i think vhdl is good for newer

chiara · Aug 29, 2006

verilog vs vhdl

As a student, VHDL may be the language you should learn first.

in company, verilog is more popular (cuz of inertia and c-style syntax)

However, It's very easy to learn other language after you be familiar with
a language.

salma ali bakr · Aug 29, 2006

Re: Verilog Vs VHDL

verilog is easier to learn
it is closer to C
but u should start by learning VHDL
it is a bit complex but it is more rich and powerful
and if u start by it, u will find that verilog is very easy

alvarorahul · Aug 29, 2006

Verilog Vs VHDL

which book is the best to refer to for a beginner in verilog

i know vhdl........but not too fluent

haytham · Aug 29, 2006

Re: Verilog Vs VHDL

Hi
Industry is more tied to Verilog.

Thanks
Haytham

salma ali bakr · Aug 30, 2006

Re: Verilog Vs VHDL

Verilog HDL: A guide to digital design and synthesis
by Samir Palnitkar
it's great for a beginner

good luck
Salma

usaid · Aug 31, 2006

Re: Verilog Vs VHDL

Verilog By Moorby is the best.He was part of the team that developed Verilog in Gateway Design Automation.

ankit12345 · Aug 31, 2006

Re: Verilog Vs VHDL

I prefer Verilog for asic and vhdl for fpga

sureshk · Sep 5, 2006

Re: Verilog Vs VHDL

Go thru the following links to know which is better for your design either Verilog or Vhdl...

h**p://www.techonline.com/community/tech_topic/21147?print

h**p://www.angelfire.com/in/rajesh52/verilogvhdl.html

vijay_nag · Sep 5, 2006

Verilog Vs VHDL

i prefer verilog since it requires only very less code for doing a function.

nand_gates · Sep 5, 2006

Re: Verilog Vs VHDL

See this first!!!

Shohdy · Sep 5, 2006

Re: Verilog Vs VHDL

Hi,

Any of you guys has a link to the books mentioned or a good tutorial to verilog????

Regards,
Shohdy

thanhnga · Sep 9, 2006

Re: Verilog Vs VHDL

Verilog based on C language
VHDL based on Pascal language.

anilkumarv · Sep 9, 2006

Re: Verilog Vs VHDL

Verilog is easier to learn when compared to VHDL

Armoric · Sep 10, 2006

Verilog Vs VHDL

i think Verilog is easy to learn.
and thd VHDL is goog for describe

Welcome to EDAboard.com

Which language is easier and better, Verilog or VHDL?

Full Member level 5

Junior Member level 1

Member level 2

Advanced Member level 3

Advanced Member level 4

Full Member level 4

Advanced Member level 3

Junior Member level 3

Banned

Newbie level 6

Advanced Member level 4

Advanced Member level 3

Member level 5

Newbie level 2

Member level 2

Newbie level 4

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor