Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Give me a example of level shifter circuit

Status
Not open for further replies.
F

fxxjssc

Member level 4
Member level 4
Joined
Jan 6, 2006
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,879
hi all,
My chip operate with vdd=1.8v but i want to accept 3.3v and 5v signal
from out of chip. So my IO would like shifter 3.3v and 5v level to 1.8v which
my chip could handle.
My process is 0.18u with 1.8v power. Further more, this process has
3.3v and 5v nmos/pmos special for I/O pad.
please give me some advice! thanks in advance!!
wishes
fxxjssc
 

You could refer to some I/O design papers to get an idea of level shifters. Maybe refering to some LVDS design papers might help.

"Low-power LVDS Receiver for 1.3Gbps Physical Layer(PHY) Interface"

by Gunjan Mandal and Pradip Mandal.

The above paper will give you some insight.
 

    F

    fxxjssc

    Points: 2
    Helpful Answer Positive Rating
The simple level shifter can be maked on the basis of differential logic. Look for patents on uspto.gov (free site, search for "levelshift"), there are many examples.
 

    F

    fxxjssc

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top