asic_ant
Banned
The schemetic is attached below.
The aim is as follows:for a given period clock signal with any duty cycle,the Integrator will translate it into DC(with little ripple) voltage proportional to the period.(I'm not sure is it the so called frequency-to-voltage converter).
Besides,the clock amplitude is vdd to gnd,the same as OP's supply.
Then my question is:
1.is R2 necessary;
2.what's the requirement for the OP?BW,SR,Gain...
Any good ideas or related document?
Thanks in advance.
The aim is as follows:for a given period clock signal with any duty cycle,the Integrator will translate it into DC(with little ripple) voltage proportional to the period.(I'm not sure is it the so called frequency-to-voltage converter).
Besides,the clock amplitude is vdd to gnd,the same as OP's supply.
Then my question is:
1.is R2 necessary;
2.what's the requirement for the OP?BW,SR,Gain...
Any good ideas or related document?
Thanks in advance.