Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

help in op amp design

Status
Not open for further replies.
W

wael_wael

Full Member level 4
Full Member level 4
Joined
Dec 3, 2005
Messages
221
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
2,760
hi every body
could some one help me to find value of R & C in this circuit or help me to analysis it.
thanks in advance
 

the value RC depond on your load,too.

Refenece the book:
cmos analog circuit design
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
What's your specifications? RC values is determined by your specs.
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
The RC value is dependant on the load capacitance
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
sunking said:
the value RC depond on your load,too.

Refenece the book:
cmos analog circuit design
Click to expand...
firstly thanx all
i have this book but i couldnt find the same circuit, i hop you can help me
thanx in advance
note
i will use it for pipeline ADC
 

the r&c 's value depend on your transistor's size.
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
The R of the RC puts an additional zero in the compensation network. This zero should be matched to a parasitic pole coming from the folded cascode. The M21/M22 have a transconductance (gm in DCOP result file) which make with the CGS and CSB and other caps there a parasitic pole. Because this pole is bias and tech dependend most often the R is made of an NMOS and matched to the gm above.

By the way the common voltage of the differential folded cascode is undefined. There two unrelated pairs of curent sources act against!
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
the R C value depand on your phase margin requirement.
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
if found the soltion, if any body intrest
pls, download this paper
regds
 

i think Cc=0.2CL
and the r= 1/gm51
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
could some one help me to find v bias
regds
 

R=1/gm51 to cancell the Influence of the zero point and C depends on the load capacitor and the ratio of the first stage amplifier gain and the second stage amplifer.usually we take the factor of 2~3 .
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
hey,

i'm sorry to tell you that this paper is crap. i read this paper before. i useed all of the parameters and sizing the author used but i didnt get what he has on this paper.

btw, are you designing a telescopic or a folded cascode?
 

Added after 1 minutes:

airboss said:
hey,

i'm sorry to tell you that this paper is crap. i read this paper before. i useed all of the parameters and sizing the author used but i didnt get what he has on this paper.

btw, are you designing a telescopic or a folded cascode?
Click to expand...
yes i am designing telescopic op amp, could you help me?
do u mean this paper
"a 1.0v 10b 100 MS/s pipeline ADC in 90 nm cmos"
 

wael_wael said:
hi every body
could some one help me to find value of R & C in this circuit or help me to analysis it.
thanks in advance
Click to expand...


Sometimes...R value might not need it. (potentially with more power consumption, but negligibly small)
C should be determined by understanding between 1st and 2nd stage power consideration.
For example, if C is large, it splits poles farther apart (thus, better in stability), however, 1st stage needs lots of power to have reasonable bandwidth.
R value is easy to determined....R is used to push a right half plane zero to left half plane zero or to the infinity.
 

yes i am designing telescopic op amp, could you help me?
do u mean this paper
"a 1.0v 10b 100 MS/s pipeline ADC in 90 nm cmos"
**************************************************
Hi,

711_proj.pdf isn't a good reference.

you need help with sizing the fets? it would be better if you post out the power supply and Vov you assign for each of the transistor.
 

    W

    wael_wael

    Points: 2
    Helpful Answer Positive Rating
i agree with wjlzhx. R is used to cancel the zero caused by the miller cap.
 

R=CL+CE+CC/(gm1*CC)
CE=800fF
regds
Note
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top