wildwood
Junior Member level 2
verilog to spice
Dear All,
I'm trying to get Spice netlist file from Verilog/VHDL. After I
synthesized the vhdl file using DesignCompiler, what tools available that
can help me to get the spice netlist. I need the interconnect
information incorporated in the spice netlist. Any help will be very
useful
Thanks in advance,
Dear All,
I'm trying to get Spice netlist file from Verilog/VHDL. After I
synthesized the vhdl file using DesignCompiler, what tools available that
can help me to get the spice netlist. I need the interconnect
information incorporated in the spice netlist. Any help will be very
useful
Thanks in advance,