Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about mapping process in LEC ? help me.

Status
Not open for further replies.
Q

quan228228

Full Member level 4
Full Member level 4
Joined
Mar 23, 2006
Messages
196
Helped
16
Reputation
32
Reaction score
3
Trophy points
1,298
Visit site
Activity points
2,571
Hi, guys

These days, i use the LEC tool to check logic equivalency. In mapping process, i found there are some registers not listed in mapped points or unmapped points which are in revised netlists in fact.
I want to know why this occurs?


Thanks in advance!

/David
 

This is because Logic Cone is empty on the other way side in any of RTL/Netlist so LEC will not understand the circuit.
 

to spauls:

Could you give me some detailed information about "logic cone is empty". And how to handle this problem.

Another question is should i add the unreachable points to mapped points before comparing?

Regards

I am very appreciative of giving me information by anyone.

/David
 

hello quan228228 ,

Could you give me some detailed information about "logic cone is empty". And how to handle this problem.
Click to expand...

Logic cone empty means PI is not utilized and transitive fo to PO is not correctly mapped.

Another question is should i add the unreachable points to mapped points before comparing?
Click to expand...
Please search in RTL/Netlist for unreachable points , it is very easy.

Mail me if you are still unclear.
 

    Q

    quan228228

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top