Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What are PADS? PAD to SETUP delays? PAD to PAD delays?

Status
Not open for further replies.
Z

zeeshanzia84

Full Member level 3
Full Member level 3
Joined
May 29, 2006
Messages
166
Helped
35
Reputation
70
Reaction score
17
Trophy points
1,298
Location
Pakistan / Germany
Activity points
2,680
Hi,

I saw these delays in XILINX ISE Timing Contraints Editor... What do they mean? How can I calculate accurate values for these for my designs?
 

pad

A pad is the physical bonding pad on an integrated circuit. All signals on a chip must enter and leave by way of a pad. Pads are connected to package pins in order for signals to enter or leave an integrated circuit package.

You Use It In Timing Constrains :

PADS Is Pre-Defined Group :

Using predefined groups, you can refer to a group of flip-flops, input latches, pads, or RAMs by using the corresponding keywords.

PADS - All I/O pads (typically inferred from top level HDL ports)


Predefined Group Examples
UCF syntax:
TIMESPEC “TS01”=FROM FFS TO FFS 30;
TIMESPEC “TS02”=FROM LATCHES TO LATCHES 25;
TIMESPEC “TS03”=FROM PADS TO RAMS 70;
TIMESPEC “TS04”=FROM FFS TO PADS 55;
TIMESPEC “TS01” = FROM BRAMS_PORTA TO BRAMS_PORTB(gork*);
 
You can find the definitions of these in the Glossary.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top