tooh83
Newbie level 6
- Joined
- Feb 1, 2006
- Messages
- 13
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Location
- Cairo , Egypt
- Activity points
- 1,422
Vhdl questions
hi
i have two question
1 -when i write the following lines
process(enable)
begin
if (enable = '0') then
do sth..
it is hardware implemented as a register with enable as a clock input
but i dont want the enable to be a clock
2 - any one knows how to simulate INOUT pins in Quartus II 5.1
thnx for the help
hi
i have two question
1 -when i write the following lines
process(enable)
begin
if (enable = '0') then
do sth..
it is hardware implemented as a register with enable as a clock input
but i dont want the enable to be a clock
2 - any one knows how to simulate INOUT pins in Quartus II 5.1
thnx for the help