Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to clear parameters in Design Compiler?

Status
Not open for further replies.
D

davyzhu

Advanced Member level 1
Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Visit site
Activity points
4,436
clear design compiler

Hi all,

When I enter dc_shell-xg-t, I found the parameters (like $link_library) is loaded as I used before.
How to clear all the parameters (like $link_library) in Design Compiler dc_shell-xg-t?

BTW, can I source .synopsys_dc.setup after I enter dc_shell-xg-t?

Best regards,
Davy
 

if you are defining link library then use remove_lib else unset link_library.
Give synopsys_dc.setup as diff name i.e. Synopsys.tcl and then source it.
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
It seems remove_lib cannot be used in dc_shell-xg-t.

NAME
remove_lib Removes a list of libraries from
lc_shell memory.

Used in lc_shell?

BTW, I solve the problem by restart the dc_shell.

Best regards,
Davy
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top