Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

internal memory in a module

Status
Not open for further replies.
S

samuel_raja_77

Junior Member level 2
Junior Member level 2
Joined
Apr 8, 2006
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,458
1.For an fpga design what is the amount of the internal memory to be kept within in a module.
2.how to access this memory can it be like this
without clock
if(mem==23)
begin
end
or with respect to clock
 

which FPGA you are using ??
 

XILINX xc 2vp7 my doubt is whether we can have the inetrnal memory in our design
 

yes you can have.
 

how to access the internal memory can it be accessed like this in the state machine
if(mem==23)
begin
end
or with respect to clock
 

FPGA has different memory implementation.
1. Synchronous memory using block RAM.
2. Asynchronous memoru using CLB
3. Memory using FF's

The code which u have written array with index. Normally synthesis tool will not infer memory for such type of code. u have to write a code in the specified pattern defined by the synthesis tool.

the code u have written will infer flip flops with decoding logic implemented in CLB's
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top