Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RTL and Gate level simulation

Status
Not open for further replies.
V

viv

Newbie level 2
Newbie level 2
Joined
Aug 3, 2005
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Hi all

could anybody tell me that what is the difference between RTL simulation and Gate level simulation.
cause behind the result mismaches between both.

Thanks
 

Gate level sim is usually check to ensure functionality is not lost during high level RTL to low level gates.
 

gate level simulation use real timing and simulation on RTL level intends only for functional check
 

RTL simulation is just Simulation of RTL code i.e Functionality
Gate level simulation is nothing but once design after synthesis , we will get gate laevl netlist this include statndard cell delays
 
  • Like
Reactions: LK@USA

    L

    LK@USA

    Points: 2
    Helpful Answer Positive Rating
You can do Gate Sim for functional check or for timing check if you have back annotated timing information for the cells.
 

simply put, RTL simulation doesn't involve the propagation delay of the gates into consideration while verifying the functionality.

whereas, gate level simulation considers the delay of the gates during verification. The delays will change according to the library thats used for synthesis.
 

You can also cross check your STA constraints with gate Sims.
 

RTL Verfication is there is no Gates with delay addedBut in GATe level simulation Cella delays will be added
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top