Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

is there a limitation to paralleling MOS current sources?

Status
Not open for further replies.
T

treehugger

Member level 2
Member level 2
Joined
Oct 23, 2005
Messages
44
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,705
hi,
in my design, i figured out that i need a large array of current sources (maybe a thousand of them or more). is there any limitation, drawback of paralleling so many current sources?

thanks in advance.
 

Re: is there a limitation to paralleling MOS current sources

I wonder if you can mension the specific application, do you need them for bias, or for DAC or what ??

But generally speaking...

You need to make them multiples of a unit cell in order to ensure matching between them, When they become very large, you need to care in the layout to make them to ensure process spread, common centroid and interdegitation are examples of layout matching tricks
 

    T

    treehugger

    Points: 2
    Helpful Answer Positive Rating
Re: is there a limitation to paralleling MOS current sources

I imagine you have a very large transistor as a current source. You have to split the transistor and as aomeen says, you can use techniques as common centroid and interdegitation to layout the transistor and achieve a good matching, thats is a better option instead of paralleling courrents souces!!
 

Re: is there a limitation to paralleling MOS current sources

aomeen said:
I wonder if you can mension the specific application, do you need them for bias, or for DAC or what ??

But generally speaking...

You need to make them multiples of a unit cell in order to ensure matching between them, When they become very large, you need to care in the layout to make them to ensure process spread, common centroid and interdegitation are examples of layout matching tricks
Click to expand...

thanks for replying.

actually i am going to design a DAC. since monotonicity is important for me i decided to include as little resistors as possible (maybe non), and that implies big arrays of unit cell current sources.

..so, among these layout techniques you have mentioned, which one is suitable for a chip size of (10µm-1mm)? i think common centroid wont work.
 

Matching is the most important. You can draw layout carefully.
 

Re: is there a limitation to paralleling MOS current sources

I think you will have issues with so many, regardless of resistors or transistors. This is why so many folks are suggesting interdigitation. Remember that matching is usually only good within about several transistors, so process variation is a large factor in what you are proposing for match. Very tough to make thousands of current sources/loads and expect them to match to less than 1%. With that number, I would be surprised if you achieved less than 10% mismatch across the outputs. And this would also be if you buffered the gates! TOUGH!!! Interdigitation is definitely the way to go if you are to have any chance in succeeding.
 

    T

    treehugger

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top