Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Tie or float spare cells?

Status
Not open for further replies.
J

jelydonut

Full Member level 4
Full Member level 4
Joined
Dec 27, 2002
Messages
239
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,296
Activity points
1,730
When adding extra std cells to a layout, do i need to tie the inputs high or low, or can i let them float?

jelydonut
 

It wont hurt to tie them high to avoid some noise.

Also, if you have spare registers you may connect them to the clock which should create a clock tree, so if you use the register it will have the right insertion delay
 

    J

    jelydonut

    Points: 2
    Helpful Answer Positive Rating
Hi,

You need tie the input to 0/1 to avoid the warning and if you use the FF, you must connect the FF ck/rst pin with the correctly clock and reset tree.

Thanks.

Lsong
 

You can not leave an input pin floating. You have to tie it to hi or low or a known
signal such as clock. Otherwise short circuit current through PMOS & NMOS could happen and waste power consumption.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top