sssr
Junior Member level 1
Comparator
Hi
I have to design a 8 bit binary comparator using VHDL that consists of 3 inputs -
two data words (8 bit vector) and an input state (2 bit vector). There are two outputs - output state (2 bit vector- '00' => A=B, '01' => A>B etc ) and a Bitwise Exclusive-OR of the input words (8 bit vector). The design can only use 1 and 2 input nand gates.
I'm having a bit of trouble getting started with the design. I don't know what input state does. Can anyone help or point me in right direction.
Thanks
Hi
I have to design a 8 bit binary comparator using VHDL that consists of 3 inputs -
two data words (8 bit vector) and an input state (2 bit vector). There are two outputs - output state (2 bit vector- '00' => A=B, '01' => A>B etc ) and a Bitwise Exclusive-OR of the input words (8 bit vector). The design can only use 1 and 2 input nand gates.
I'm having a bit of trouble getting started with the design. I don't know what input state does. Can anyone help or point me in right direction.
Thanks