param
Member level 2
- Joined
- Sep 9, 2005
- Messages
- 49
- Helped
- 4
- Reputation
- 8
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 1,649
verilog hdl, instantiation
hi,
how to instantiate a module in another module with output port of the the instantiated module to map the input port of instantiating module...
let me give an example...
there are two modules xxx and yyy;
module xxx (in1,in2, out);
input in1,in2;
output out;
endmodule
module yyy(a,b,c);
input a,b;
output c;
endmodule
now i want output 'out' of xxx module to be connected to input 'a' of module yyy;
i.e., a<=out;
i tried like...
module yyy(a,b,c);
input a,b;
output c;
xxx ttt(.out(a));
endmodule
it dint work...
plese help regarding this doubt, in anticipation of ur help,
thanx in advance
take care
hi,
how to instantiate a module in another module with output port of the the instantiated module to map the input port of instantiating module...
let me give an example...
there are two modules xxx and yyy;
module xxx (in1,in2, out);
input in1,in2;
output out;
endmodule
module yyy(a,b,c);
input a,b;
output c;
endmodule
now i want output 'out' of xxx module to be connected to input 'a' of module yyy;
i.e., a<=out;
i tried like...
module yyy(a,b,c);
input a,b;
output c;
xxx ttt(.out(a));
endmodule
it dint work...
plese help regarding this doubt, in anticipation of ur help,
thanx in advance
take care
