Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

hspice Convergence contol?

Status
Not open for further replies.
P

pugongying

Member level 3
Member level 3
Joined
Apr 2, 2006
Messages
64
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
2,110
hspice convergence

can anyone tell me how to understand convergence control options?
how to achieve convergence more quickly?anyone with some experience?
Thanks
 

As for the transient analysis, he typical algorithem of hspice is trap(trapezoidal), which usually is the fastest and most accurate algorithem. But some times, it may cause the problem of convergence, then, you can use another algorithem--GEAR, by writing .option method=gear. Usually, the circuit which doesn't converge in TRAP algorithem may converge using GEAR. However, the doc of hpsice said that some circuits with high nonlinearity will need very long time in GEAR, I havent't try it. Also, the speed of convergence maybe affected by some setting, like accurate, and so on.
 

get .ic file use iterative .op using smaller and smaller gmin, then use the .ic file when gmin is smaller than 1e-9. This can help to solve the problem
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top