Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_structure true is the default option when compiling with DC, you can set_flatten true before compling and you'll get a two-level logic in structure sum-of-product
Does any body have some good books regarding logic optimization??
thanks
pra
Added after 24 minutes:
The logic for O2 in the above circuit will not be equal after adding the redundant wire.
I hope the inputs are to be changed....
does anybody solved this one!!! if so then plz share with us
thanks
pra
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.