Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verilog, PSL or SystemVerilog of OVL?

Status
Not open for further replies.
D

davyzhu

Advanced Member level 1
Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
psl vs systemverilog

Hi all,

I am a Verilog user.
I want to use assertion based verification in my project. And I found OVL(Open Verification library).

Do you think which one of the OVL is better? Verilog, PSL or SystemVerilog?

And I heard SystemVerilog have the ABV feature? Why OVL supply ABV in SystemVerilog again?

Best regards,
Davy
 

systemverilog ovl

systemverilog use some features in vera/openvera/nativetestbench, so that it become more powerful :)
 

    D

    davyzhu

    Points: 2
    Helpful Answer Positive Rating
psl vs system verilog

Hi,

What's vera/openvera/nativetestbench's difference?

Best regards,
Davy
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top