Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to relate modules in Verilog ?

Status
Not open for further replies.
T

test_out

Advanced Member level 4
Full Member level 1
Joined
Feb 10, 2006
Messages
103
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
1,959
Verilog question!

Hi, im new in circuit designing. Now my project have some modules, and these module have relationship. So how can I relate them together?

Thanks
 

Verilog question!

please connect them together using wire!!
 

    T

    test_out

    Points: 2
    Helpful Answer Positive Rating
Re: Verilog question!

you should write a top file to combine sub-module files.

Regards
/David
 

    T

    test_out

    Points: 2
    Helpful Answer Positive Rating
Re: Verilog question!

hi,
find a verilog book and have a look, it's fundamental skill in design
 

Re: Verilog question!

Hi

Call all your submodules in your top module
 

    T

    test_out

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top