Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to run co-simulation on sigma-delta PLL? verilog+cadence

Status
Not open for further replies.
E

eejli

Advanced Member level 4
Full Member level 1
Joined
Mar 24, 2004
Messages
115
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,298
Activity points
1,032
verilog spectre cosimulation

I have the verilog code for the sigma delta modulator and the PLL circuits in Cadence. How can I run the co-simulation on the whole PLL including the PLL circuits and the verilog code?

Thanks.
 

sigma delta pll verilog

You might want to know simulation environment, SpectreVerilog.
In case of high level simulation, you can model analog part
with VHDL-A.
It can also perform gate level simulation in case your analog part
is described down to transistor. In which case, the computational speed
looks slow to me.
 

co simulation spectre and verilog

thanks.

Is there any document available to do this?
 

Re: how to run co-simulation on sigma-delta PLL? verilog+cad

You can try synopsys nacosim
 

Re: how to run co-simulation on sigma-delta PLL? verilog+cad

Procedure is a bit lengthy, that's the bitter part about Cadence.
And the speed is not that fast as we would imagine.

By googling, "spectre verilog" there are some class notes available
as example attached.

Good luck!
 

    E

    eejli

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top