Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

layout off grid errors

Status
Not open for further replies.
V

vbhupendra

Full Member level 4
Full Member level 4
Joined
May 11, 2005
Messages
235
Helped
15
Reputation
30
Reaction score
10
Trophy points
1,298
Location
GOA, INDIA
Activity points
3,219
what if we ignore layout off grid errors ? What is the significance on final chip of these errors ?
 

I read it in the missipi University pdf. That the grids need to be right and similar to the foundary cells or company requirements due to the platform footprint for the final design. Although i will still wait for other suggestions
 

our layout grid must be matched with the foundary grid. If we place any layer with the edges other than multiples of grid value. then it will we problem for the fab in designing mask for the layer . then it fails in generating the desired mask. So we cannot ignore OFFGRID errors.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top