Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

set_clock_gating_check

Status
Not open for further replies.

lizeer

Newbie level 5
Newbie level 5
Joined
Sep 13, 2005
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,359
hi,
How to decide what value shoud I put for set_clock_gating_check setup & hold time? Frequency for my design is 80Mhz
 

set_clock_gating_check -high

maybe decided by your gated clock cell!!
 

set_clock_gating_check is set on the AND cell, which provided gated clock output.

it garantee the clock should arrive earlier than the gating signal, and its value is decided by the input pin relation of the AND cell that you selected.

generally, it is just an additional check, if you put the LATCH and AND cell close enough, then it is just no need to set.
 
  • Like
Reactions: irun2

    irun2

    Points: 2
    Helpful Answer Positive Rating
if u have gated clocks in the design, then it is best to use set_clock_gating_check. Otherwise u may end up in surprises while testing
 

may be this article will help u,"How To Successfully Use Gated Clocking in an ASIC design ,Darren Jones ,SNUG Boston 2002".
enjory it.
regards
 

free1983 said:
may be this article will help u,"How To Successfully Use Gated Clocking in an ASIC design ,Darren Jones ,SNUG Boston 2002".
enjory it.
regards

Here it is:
 
  • Like
Reactions: irun2

    irun2

    Points: 2
    Helpful Answer Positive Rating
clock gating using the reduecd power consumtion .
clock gating means stop working of the clock.but that FF value doesnot changed

vamsi
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top